

REMARKS

Statement of Substance of Interview

An interview was conducted by Applicant's representative with Examiner Rao on May 16, 2007.

Applicant's representative indicated to the Examiner that the Finality of the Office Action dated April 17, 2007 was incorrect. The Examiner agreed and promised to reissue a Non-Final Office Action.

It is respectfully submitted that the instant STATEMENT OF SUBSTANCE OF INTERVIEW complies with the requirements of 37 C.F.R. §§1.2 and 1.133 and MPEP §713.04.

Claims

Claims 1-13 are all the claims pending in the application.

Claims 1-7 have been rejected under 35 U.S.C. § 103(a) as being unpatentable over Civanlar et al. USPN # 5,691,768, hereinafter "Civanlar in view of Naimpally et al. USPN # 5,818,539, hereinafter "Naimpally".

Applicants thank the Examiner for indicating that claims 8-13 have been allowed.

For at least the following reasons, Applicants respectfully traverse the rejections.

Independent Claim 6

Claim 6 recites a feature of incrementing an index register value for a register corresponding to one of the plurality of channels to obtain information for a current channel when a task switching function is called. Claim 6 further recites *finishing task switching if video decoding of the current channel corresponding to the index value is enabled*, and otherwise , incrementing the index register value, and then switching to a next task. The Examiner contends that Civanlar discloses the above features of claim 6.

The Examiner cites Civanlar col. 11, lines 40-45, col. 11, lines 25-35, and col. 9 lines 40-56 as teaching the above features. Civanlar discloses that at step 509, a decision is made what next current slice is to be processed from what current bitstream. See col.11, lines 37-39. It appears that the Examiner may be suggesting that step 509 corresponds to the feature of incrementing an index register value to obtain information for a current channel when a task switching function is called, of claim 6. As Civanlar does not explicitly state that an index register value is incremented when a task switching is performed, it appears that the Examiner may be suggesting that processing the next slice in step 509 would need an index register value to be incremented. Civanlar further discloses that step 509 is based upon both the input bit stream and the **particular slice just processed**. See col. 11, lines 39-42. The particular slice just processed corresponds to the slice before the “suggested” incrementing of the index register value. As per the Examiner’s analysis, such a determination would correspond to the slice corresponding to the “non-updated” or “previous” index value. However, claim 6 requires finishing task switching if video decoding of the current channel corresponding to the index value is enabled, i.e. **determining if video decoding of the channel corresponding to the incremented index value is enabled**. Further, Civanlar does not teach or suggest any determination of video decoding being enabled.

Civanlar also does not teach or suggest that if the channel corresponding to the incremented index value does not enable video decoding, a next task is switched to.

The Examiner admits that Civanlar fails to disclose a program counter value associated with a respective one of the plurality of channels. Applicants submit that Naimpally does not teach or suggest obtaining a program state corresponding to a program counter value, and that the Examiner, in interpreting the term “program counter”, so as to encompass the program

counter reference value(PCR) of Naimpally, is interpreting this term beyond the generally accepted meaning in the art.

In more detail, the term “program counter” is a term of art which should not be interpreted as broadly as the Examiner has interpreted this term.

The term “program counter” has long been used in the art to indicate a register which stores the address of the next instruction (or part thereof) to be executed. For example, in the textbook “Microprocessors and Programmed Logic”, by Kenneth L. Short, a program counter is defined as follows:

The program counter is an operational register that always holds the address of either the next instruction to be executed or the address of the next word of a multiword instruction that has not been completely fetched. In either case, at the completion of the execution of any instruction, the program counter contains the address of the first word of the next instruction to be executed. The operational nature of the program counter allows its contents to be implemented by the control unit. “Microprocessors and Programmed Logic”, Second Edition, by Kenneth L. Short, 1987, p. 69 (copy submitted in response to previous Office Action).

Naimpally discloses, “When the first PCR in a data stream is encountered, the PCR is “jam loaded” in the counter to become the initial STC value”. See Naimpally col. 12 lines 24-26. The STC refers to a System Time Constant value. See Naimpally col. 12 lines 18-19. Naimpally further discloses that subsequent PCR values are compared to the STC value to adjust the frequency of the clock signal circuitry. See Naimpally col. 12 lines 26-28. Two values can be compared if they are in the same domain i.e. Naimpally discloses that the PCR stores a time value. “PCR” is a term of art referring to “Program Clock reference”, which is used as a reference to provide proper timing, speed and synchronization of presentation of content. In the MPEG standard, PCR values normally occur once per frame (Naimpally, col. 12 lines 33-34).

This is an entirely different concept from program counter. Hence, the disclosed PCR value cannot possibly correspond to the claimed “program counter”, whose definition and use is well understood in the art.

In view of the accepted meaning of the term “program counter” as evidenced by the above definitions of “program counter”, Applicants respectfully submit that the Examiner’s interpretation of Naimpally, as this reference applies to the claim language “obtaining a program state corresponding to a program counter value associated with a respective one of the plurality of channels”, goes beyond the art recognized definition of the term “program counter.” That the Applicants intended to not deviate from the usual meaning of the term “program counter” is evident in the description of the preferred embodiment of the invention, for example, at page 7, lines 8-13.

Therefore, the Examiner has not provided prima facie evidence to support the allegations in the Office Action. For at least these reasons, Applicants respectfully request the Examiner to withdraw the rejection of claim 6.

Independent Claim 1

Claim 1 recites a feature of obtaining a program state corresponding to a program counter value. A similar feature was discussed above with respect to claim 6. The arguments regarding this feature apply to claim 1, and at least for this reason, claim 1 should be patentable.

Independent Claim 7

Claim 7 is patentable at least for the reasons cited for claim 1. Therefore, Applicants request the Examiner to withdraw the rejection.

Claims 2, 3, 4 and 5 are patentable at least by virtue of their dependencies.

Conclusion

In view of the above, reconsideration and allowance of this application are now believed to be in order, and such actions are hereby solicited. If any points remain in issue which the Examiner feels may be best resolved through a personal or telephone interview, the Examiner is kindly requested to contact the undersigned at the telephone number listed below.

The USPTO is directed and authorized to charge all required fees, except for the Issue Fee and the Publication Fee, to Deposit Account No. 19-4880. Please also credit any overpayments to said Deposit Account.

Respectfully submitted,


SUGHRUE MION, PLLC
Telephone: (202) 293-7060
Facsimile: (202) 293-7860

WASHINGTON OFFICE

23373

CUSTOMER NUMBER

Date: August 15, 2007



Peter A. McKenna
Registration No. 38,551